

# Meeting 7: Register Allocation

---



## Announcements

---

- HW2 due today **at 6pm**
  - Same submission as HW1
- HW3 due 9/29 ~~--~~ start today! **-2 week lab**  
**29**

## Submission

---

- Sign-up for interview ✓
- Code
  - Submit (push) to GitHub ✓
  - Submit zip on COG (as many times as you like)
  - Upload zip to Moodle
- Test
  - Submit (push) tests to <https://github.com/csci4555-f17/pyyc-tests-contrib>
- Survey: any non-empty answer to the following will receive full credit for this part of the lab.

## FAQ and Reminders

---

- Are the interview questions supposed to be "ambiguous"? No.
- Interviews are a learning activity. Work with your interviewer to get the feedback that you need.
- Need to be on-time for interviews with laptop ready. Otherwise, you will not be able to interview.
- Zoom locations are for distance students.

- Too many websites? Moodle is your "home base".
- Course assistant hours: review concepts, discuss instructor tests, discuss reference compiler

## Questions

- ① Strategy for new lines (HW2) ✓
- ② Parse table output ✓
- ③ Liveness analysis

HW1 - HW2 - HW3  
 ↑            ↑  
 PD        parser  
           for  
           PD

current compiler  
 variables were  
 on the stack  
 works but slow!

accessibility  
 registers - 1 cycle  
 cache - > tens  
 memory - > hundreds

register  
 allocator  
 ↑  
optimization

semantics - possibly  
 but (hopefully)  
 faster

x86: 8 registers

9 variables

$x = \dots$   
 $y = x$      • {x}

} no loops  
use x

### Liveness

□ a variable is live at a location (program location) if it may be read at a later location with no intervening assignment

### Environment

$x \rightarrow -4(\%ebp)$

HW1


Source (P0)	Target (x86)
$x \rightarrow$	$\%eax$
$y \rightarrow$	$-4(\%ebp)$

← Liveness Analysis  
↑  
How?

# HW 3

# HW 1/2

x, y, z, temp0, temp1




x and z are not live at same time (or hold the same value)

$x \rightarrow \%eax$   
 $y \rightarrow -4(\%ebp) \leftarrow \text{spill}$   
 $z \rightarrow \%eax$

x and z interfere if they are live at the same time

register allocation



%eax      caller-save    register  
%edi      callee-save    register    [?]

6 normal use registers

(2 %esp , %ebp)















